

INFORMATION DISCLOSURE CITATION <i>(Use several sheets if necessary)</i>		Docket Number (Optional) BUR920030122US1		Application Number 10/707,286 Not Yet Assigned	
		Applicant(s) Ditlow et al.			
		Filing Date 12/03/03 Concurrently Herewith		Group Art Unit 2825 Not Yet Assigned	
OTHER DOCUMENTS <i>(Including Author, Title, Date, Pertinent Pages, Etc.)</i>					
<div style="border: 1px solid black; border-radius: 50%; padding: 10px; display: inline-block;"> EXAMINER INTERNAL FEB 20 2004 PATENT & TRADEMARK OFFICE </div>		"An Analytical Approach to Floorplanning for Hierarchical Building Blocks Layout", IBM Technical Disclosure Bulletin, Vol. 33, No. 6A, Nov. 1990, pp. 164-165.			
		Ying et al., "An Analytical Approach to Floorplanning for Hierarchical Building Blocks Layout", IEEE Transactions on Computer-Aided Design, Vol. 8, No. 4, April 1989, pp. 403-412.			
		Yamada et al., "A Block Placement Method Based on Balloon Model", IEEE International Symposium on Circuits and Systems, Vol. 3, 1990, 1680-1683.			
		G. Vijayan, "Overlap Elimination in Floorplans", Proceedings Fourth CSI/IEEE International Symposium on VLSI Design, 1991, PP. 157-162.			
		Choi et al., "A Floorplanning Algorithm Using Rectangular Voronoi Diagram and Force-Directed Block Shaping", International Conference on Computer-Aided Design, Nov. 1991, pp. 56-59.			
EXAMINER		DATE CONSIDERED			
VUTHE SLEK		7/28/05			
<small>*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</small>					